17th International Conference on VLSI Design Automated Architectural Optimization of Digital FIR Filters Mumbai, India January 05-January 09 ISBN: 0-7695-2072-3
Using a newly developed fine-grained architectural synthesizer for digital finite impulse response (FIR) filters, the authors present a near-optimal strategy for coefficient manipulation that runs linearly with filter length. The synthesizer operates at a high level of abstraction, balancing speed, area and power goals to generate a circuit optimized for specified parameters. Experimental results show that it is highly competitive with the best efforts of human designers and other automated procedures.
Citation:
Ronald W. Mehler, Dian Zhou, "Automated Architectural Optimization of Digital FIR Filters," vlsid, pp.177, 17th International Conference on VLSI Design, 2004 Usage of this product signifies your acceptance of the Terms of Use. | |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||