An On-Chip Coupling Capacitance Measurement Technique

V
VLSID
2001
The 14th International Conference on VLSI Design (VLSID '01)
Abstract - An On-Chip Coupling Capacitance Measurement Technique

	This Article
	Subscribers, please Login Purchase article: $19 PDF IEEE Xplore Subscribers RSS feed
	Share
	Email this Article to a friend
	Bibliographic References
	ASCII Text BibTex RefWorks Procite/RefMan
	Add to:
	Digg Furl Spurl Blink Simpy Google Del.icio.us Y!MyWeb
	Search
	Similar Articles Articles by Pratheep A. Nair Articles by Anubhav Gupta Articles by Madhav P. Desai

The 14th International Conference on VLSI Design (VLSID '01)

Bangalore, India

January 03-January 07

ISBN: 0-7695-0831-6

	ASCII Text	x
	Pratheep A. Nair, Anubhav Gupta, Madhav P. Desai, "An On-Chip Coupling Capacitance Measurement Technique," VLSI Design, International Conference on, pp. 495, The 14th International Conference on VLSI Design (VLSID '01), 2001.

	BibTex	x
	@article{ 10.1109/ICVD.2001.902707, author = {Pratheep A. Nair and Anubhav Gupta and Madhav P. Desai}, title = {An On-Chip Coupling Capacitance Measurement Technique}, journal ={VLSI Design, International Conference on}, volume = {0}, year = {2001}, issn = {1063-9667}, pages = {495}, doi = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2001.902707}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }

	RefWorks Procite/RefMan/Endnote	x
	TY - CONF JO - VLSI Design, International Conference on TI - An On-Chip Coupling Capacitance Measurement Technique SN - 1063-9667 SP EP A1 - Pratheep A. Nair, A1 - Anubhav Gupta, A1 - Madhav P. Desai, PY - 2001 VL - 0 JA - VLSI Design, International Conference on ER -

Pratheep A. Nair, Indian Institute of Technology

Anubhav Gupta, Indian Institute of Technology

Madhav P. Desai, Indian Institute of Technology

DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/ICVD.2001.902707

We describe a technique for the accurate measurement of on-chip coupling capacitance using a Charge Based Coupling Capacitance Measurement (CBCCM) Technique. Detailed circuit simulations show that this method can measure subfemtofarad coupling capacitance values, and can be used to isolate and measure components of device capacitance as well.

Citation:

Pratheep A. Nair, Anubhav Gupta, Madhav P. Desai, "An On-Chip Coupling Capacitance Measurement Technique," vlsid, pp.495, The 14th International Conference on VLSI Design (VLSID '01), 2001

Peer Review Notice | Give Us Feedback

Usage of this product signifies your acceptance of the Terms of Use.