loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
The 14th International Conference on VLSI Design (VLSID '01)
Fpga Hardware Synthesis From Matlab
Bangalore, India
January 03-January 07
ISBN: 0-7695-0831-6
Malay Haldar, MACH Design Systems, Inc.
Anshuman Nayak, MACH Design Systems, Inc.
Alok Choudhary, MACH Design Systems, Inc.
Prith Banerjee, MACH Design Systems, Inc.
Nagraj Shenoy, Northwestern University
Field Programmable Gate Arrays (FPGAs) have been recently used as an effective platform for implementing many image/signal processing applications. MATLAB is one of the most popular languages to model image/signal processing applications. We present the MATCH compiler that takes MATLAB as input and produces a hardware in RTL VHDL, which can be mapped to an FPGA using commercial CAD tools. This dramatically reduces the time to implement an application on an FPGA. We present results on some image and signal processing algorithms for which hardware was synthesized using our compiler for the Xilinx XC4028 FPGA with an external memory. We also present comparisons with manually designed hardwares for the applications. Our results indicate that FPGA hardware can be generated automatically reducing the design time from days to minutes, with the tradeoff that the automatically generated hardware is 5 times slower than the manually designed hardware.
Citation:
Malay Haldar, Anshuman Nayak, Alok Choudhary, Prith Banerjee, Nagraj Shenoy, "Fpga Hardware Synthesis From Matlab," vlsid, pp.299, The 14th International Conference on VLSI Design (VLSID '01), 2001
Usage of this product signifies your acceptance of the Terms of Use.