This paper reviews the recent advances in SOI digital CMOS circuits. Particular emphases is placed on the impact of floating-body in partially-depleted devices on the circuit operation, stability, and functionality. Unique SOI design aspects such as parasitic bipolar effect and hysteretic V_T variation are addressed. Circuit techniques to improve the noise immunity and global design issues are also addressed.
Index Terms:
SOI, Digital Circuits, Design
Citation:
Ruchir Puri, C.T. Chuang, "SOI Digital Circuits: Design Issues," vlsid, pp.474, 13th International Conference on VLSI Design, 2000