loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
13th International Conference on VLSI Design
Testing Flash Memories
Calcutta, India
January 04-January 07
ISBN: 0-7695-0487-6
Mohammad Gh. Mohammad, University of Wisconsin-Madison
Kewal K. Saluja, University of Wisconsin-Madison
Alex Yap, Motorola
Flash memories can undergo three different types of disturbances, DC-Programming, DC-Erasure, and Drain Disturbance. These faults are specific to flash memories and do not occur in RAMs. In this paper, we discuss these disturbances, their causes, and develop fault models that capture the characteristics of these faults. We present optimal and near optimal algorithms to detect these faults in flash memories.
Index Terms:
Flash memories, Testing, Disturbances, FG transistor
Citation:
Mohammad Gh. Mohammad, Kewal K. Saluja, Alex Yap, "Testing Flash Memories," vlsid, pp.406, 13th International Conference on VLSI Design, 2000
Usage of this product signifies your acceptance of the Terms of Use.