Specification and Design of a Quasi-Delay-Insensitive Java Card Microprocessor

V
VLSID
2000
13th International Conference on VLSI Design
Abstract - Specification and Design of a Quasi-Delay-Insensitive Java Card Microprocessor

	This Article
	Subscribers, please Login Purchase article: $19 PDF IEEE Xplore Subscribers RSS feed
	Share
	Email this Article to a friend
	Bibliographic References
	ASCII Text BibTex RefWorks Procite/RefMan
	Add to:
	Digg Furl Spurl Blink Simpy Google Del.icio.us Y!MyWeb
	Search
	Similar Articles Articles by Fu-Chiung Cheng Articles by Chuin-Ren Wang

13th International Conference on VLSI Design

Calcutta, India

January 04-January 07

ISBN: 0-7695-0487-6

	ASCII Text	x
	Fu-Chiung Cheng, Chuin-Ren Wang, "Specification and Design of a Quasi-Delay-Insensitive Java Card Microprocessor," VLSI Design, International Conference on, pp. 356, 13th International Conference on VLSI Design, 2000.

	BibTex	x
	@article{ 10.1109/ICVD.2000.812632, author = {Fu-Chiung Cheng and Chuin-Ren Wang}, title = {Specification and Design of a Quasi-Delay-Insensitive Java Card Microprocessor}, journal ={VLSI Design, International Conference on}, volume = {0}, year = {2000}, issn = {1063-9667}, pages = {356}, doi = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2000.812632}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }

	RefWorks Procite/RefMan/Endnote	x
	TY - CONF JO - VLSI Design, International Conference on TI - Specification and Design of a Quasi-Delay-Insensitive Java Card Microprocessor SN - 1063-9667 SP EP A1 - Fu-Chiung Cheng, A1 - Chuin-Ren Wang, PY - 2000 VL - 0 JA - VLSI Design, International Conference on ER -

Fu-Chiung Cheng, Tatung University

Chuin-Ren Wang, Tatung University

DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/ICVD.2000.812632

This paper proposes a very robust microprocessor for Java Card based on asynchronous technology. Data dependency graphs are used to specify the microoperations of instructions of Java Card and then mapped to our quasi-delay-insensitive components. Three optimization schemes are proposed for better performance, less power consumption and/or less logic. Our goal is to design a simple, robust Java Card microprocessor.

Citation:

Fu-Chiung Cheng, Chuin-Ren Wang, "Specification and Design of a Quasi-Delay-Insensitive Java Card Microprocessor," vlsid, pp.356, 13th International Conference on VLSI Design, 2000

Peer Review Notice | Give Us Feedback

Usage of this product signifies your acceptance of the Terms of Use.