loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
13th International Conference on VLSI Design
A Fast Graph-Based Alternative Wiring Scheme for Boolean Networks
Calcutta, India
January 04-January 07
ISBN: 0-7695-0487-6
Yu-Liang Wu, Chinese University of Hong Kong
Wangning Long, University of California at Los Angeles
Hongbing Fan, Shandong University
Alternative wiring techniques have been shown to be very useful for many EDA problems. The currently used rewiring techniques are mainly ATPG based. In this paper, we study the approach of applying purely graph-based local pattern search methods in locating alternative wires. The method searches minimal graph patterns containing alternative wires that limited to 2 edges distant from the target wire.The experimental result shows that this scheme is very fast and has the advantage of searching both the nearby forward and backward alternative wires easily. The overall number of alternative wires searched is quite comparable (104%), compared to the forward search only RAMBO version [10, 11], and the CPU time is 200 times faster.We also illustrate its usage, among many others, by a simple coupling with the SIS algebraic operations and let this rewiring tool serve as a netlist-perturbing engine for logic minimization. The coupling scheme shows a further reduction of 8.5% in area compared to applying algebraic script alone, with a nearly negligible CPU overhead spent in rewiring.
Index Terms:
Alternative wiring, Graph-based pattern matching, Logic synthesis
Citation:
Yu-Liang Wu, Wangning Long, Hongbing Fan, "A Fast Graph-Based Alternative Wiring Scheme for Boolean Networks," vlsid, pp.268, 13th International Conference on VLSI Design, 2000
Usage of this product signifies your acceptance of the Terms of Use.