Cost Trade-Offs in System On Chip Designs

V
VLSID
2000
13th International Conference on VLSI Design
Abstract - Cost Trade-Offs in System On Chip Designs

	This Article
	Subscribers, please Login Purchase article: $19 PDF IEEE Xplore Subscribers RSS feed
	Share
	Email this Article to a friend
	Bibliographic References
	ASCII Text BibTex RefWorks Procite/RefMan
	Add to:
	Digg Furl Spurl Blink Simpy Google Del.icio.us Y!MyWeb
	Search
	Similar Articles Articles by J. Khare Articles by H. T. Heineken Articles by M. d'Abreu

13th International Conference on VLSI Design

Calcutta, India

January 04-January 07

ISBN: 0-7695-0487-6

	ASCII Text	x
	J. Khare, H. T. Heineken, M. d'Abreu, "Cost Trade-Offs in System On Chip Designs," VLSI Design, International Conference on, pp. 178, 13th International Conference on VLSI Design, 2000.

	BibTex	x
	@article{ 10.1109/ICVD.2000.812606, author = {J. Khare and H. T. Heineken and M. d'Abreu}, title = {Cost Trade-Offs in System On Chip Designs}, journal ={VLSI Design, International Conference on}, volume = {0}, year = {2000}, issn = {1063-9667}, pages = {178}, doi = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2000.812606}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }

	RefWorks Procite/RefMan/Endnote	x
	TY - CONF JO - VLSI Design, International Conference on TI - Cost Trade-Offs in System On Chip Designs SN - 1063-9667 SP EP A1 - J. Khare, A1 - H. T. Heineken, A1 - M. d'Abreu, PY - 2000 KW - System On Chip KW - Manufacturing Cost KW - Test Cost KW - Technology Migration KW - Cost Trade-Offs VL - 0 JA - VLSI Design, International Conference on ER -

J. Khare, Level One Communications

H. T. Heineken, Level One Communications

M. d'Abreu, Level One Communications

DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/ICVD.2000.812606

Advances in technology have led to a drive towards System on Chip (SoC) designs. However, manufacturing and test costs have increased as rapidly as design complexity. Hence, in order to produce SoC designs at reasonable cost, both system-level and die-level cost trade-offs must be made. This paper illustrates the methodologies used in analyzing such trade-offs. Examples in the paper indicate that using advanced technologies to manufacture SoC designs may sometimes be detrimental in terms of total system costs.

Index Terms:

System On Chip, Manufacturing Cost, Test Cost, Technology Migration, Cost Trade-Offs

Citation:

J. Khare, H. T. Heineken, M. d'Abreu, "Cost Trade-Offs in System On Chip Designs," vlsid, pp.178, 13th International Conference on VLSI Design, 2000

Peer Review Notice | Give Us Feedback

Usage of this product signifies your acceptance of the Terms of Use.