Eleventh International Conference on VLSI Design: VLSI for Signal Processing A Case Analysis of System Partitioning and Its Relationship To High-Level Synthesis Tasks India January 04-January 07 ISBN: 0-8186-8224-8
In this paper, we investigate the relationship between partitioning and high-level synthesis tasks, namely operation scheduling and resource allocation/binding. The interaction between partitioning and synthesis tasks is explored using IP formulations for four different design approaches representing different strategies for high-level synthesis. The results are quantified by varying three design parameters, namely the partition size bound, resource size bound and latency margin bound. Experimental results show the tradeoff between the quality of synthesis results and the computation cost for different design approaches, while simultaneous partitioning and synthesis tasks gives the best results, and the computational efficiency can be improved by separating scheduling from partitioning.
Citation:
Zhang Yang, Rajesh K. Gupta, "A Case Analysis of System Partitioning and Its Relationship To High-Level Synthesis Tasks," vlsid, pp.442, Eleventh International Conference on VLSI Design: VLSI for Signal Processing, 1998 Usage of this product signifies your acceptance of the Terms of Use. | |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||