loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Eleventh International Conference on VLSI Design: VLSI for Signal Processing
A Retiming Based Relaxation Heuristic for Resource-Constrained Loop Pipelining"
India
January 04-January 07
ISBN: 0-8186-8224-8
Vinoo Srinivasan, University of Cincinnati
Ranga Vemuri, University of Cincinnati
This paper presents a fast and efficient heuristic for pipelining a loop under resource-constraints. The loop is represented as a dependence graph, $G$, whose nodes are operations that are bound to available resources and edges denote the data dependencies between the operations. The data dependencies restrict the degree of parallelism that can be achieved while scheduling the graph. We propose a fast retiming based graph transformation technique which relaxes the data dependencies in the graph while maintaining functional equivalence. Relaxing data dependencies provides more flexibility for the scheduler to schedule operations, thereby leading to faster throughput. Our objective is to obtain a retimed graph which when scheduled achieves an optimal/near-optimal pipelined steady state throughput. A detailed algorithm is presented to solve the problem. We provide results that illustrate the effectiveness of our algorithm.
Citation:
Vinoo Srinivasan, Ranga Vemuri, "A Retiming Based Relaxation Heuristic for Resource-Constrained Loop Pipelining"," vlsid, pp.435, Eleventh International Conference on VLSI Design: VLSI for Signal Processing, 1998
Usage of this product signifies your acceptance of the Terms of Use.