Fast Arithmetic on Xilinx 5200 FPGA

	This Article
	Subscribers, please Login Purchase article: $19 PDF IEEE Xplore Subscribers RSS feed
	Share
	Email this Article to a friend
	Bibliographic References
	ASCII Text BibTex RefWorks Procite/RefMan/Endnote
	Add to:
	Digg Furl Spurl Blink Simpy Google Del.icio.us Y!MyWeb
	Search
	Similar Articles Articles by B. Laurent Articles by G. Bosco Articles by G. Saucier

Eleventh International Conference on VLSI Design: VLSI for Signal Processing

India

January 04-January 07

ISBN: 0-8186-8224-8

	ASCII Text	x
	B. Laurent, G. Bosco, G. Saucier, "Fast Arithmetic on Xilinx 5200 FPGA," VLSI Design, International Conference on, pp. 322, Eleventh International Conference on VLSI Design: VLSI for Signal Processing, 1998.

	BibTex	x
	@article{ 10.1109/ICVD.1998.646626, author = {B. Laurent and G. Bosco and G. Saucier}, title = {Fast Arithmetic on Xilinx 5200 FPGA}, journal ={VLSI Design, International Conference on}, volume = {0}, year = {1998}, issn = {1063-9667}, pages = {322}, doi = {http://doi.ieeecomputersociety.org/10.1109/ICVD.1998.646626}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }

	RefWorks Procite/RefMan/Endnote	x
	TY - CONF JO - VLSI Design, International Conference on TI - Fast Arithmetic on Xilinx 5200 FPGA SN - 1063-9667 SP EP A1 - B. Laurent, A1 - G. Bosco, A1 - G. Saucier, PY - 1998 KW - (do not appear on the paper): Arithmetic KW - Xilinx 5200 FPGA KW - Performance KW - Place and route VL - 0 JA - VLSI Design, International Conference on ER -

B. Laurent, Institut National Polytechnique de Grenoble / CSI

G. Bosco, Institut National Polytechnique de Grenoble / CSI

G. Saucier, Institut National Polytechnique de Grenoble / CSI

DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/ICVD.1998.646626

In this paper, classical adder and multiplier architectures applied to Xilinx XC5200 FPGA are compared. To inherit advantages of both structural and algorithmic approaches, hybrid solutions are proposed such that the optimal trade-off between architectures and technology is reached. The resulting schemes yield optimized performance after the use of Xilinx place and route tools.

Index Terms:

(do not appear on the paper): Arithmetic, Xilinx 5200 FPGA, Performance, Place and route

Citation:

B. Laurent, G. Bosco, G. Saucier, "Fast Arithmetic on Xilinx 5200 FPGA," vlsid, pp.322, Eleventh International Conference on VLSI Design: VLSI for Signal Processing, 1998

Peer Review Notice | Give Us Feedback

Usage of this product signifies your acceptance of the Terms of Use.