loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Eleventh International Conference on VLSI Design: VLSI for Signal Processing
A Modified Line Expansion Algorithm for Device-level Routing of Analog Circuits.
India
January 04-January 07
ISBN: 0-8186-8224-8
Prakash Gopalakrishnan, Indian Institute of Technology - Madras.
Vinita Vasudevan, Indian Institute of Technology - Madras.
CAD tools developed for routing of analog circuits have to give special consideration for the quality of routes developed, owing to the high sensitivity of these circuits to small changes in the layout geometry. Cost-based path finding algorithms that find optimal solutions are thus best suited for routing in analog circuits. In this paper, we propose a modification to the line expansion algorithm used previously, that results in significant savings in time and memory consumed.
Index Terms:
analog circuits, routing, layout.
Citation:
Prakash Gopalakrishnan, Vinita Vasudevan, "A Modified Line Expansion Algorithm for Device-level Routing of Analog Circuits.," vlsid, pp.249, Eleventh International Conference on VLSI Design: VLSI for Signal Processing, 1998
Usage of this product signifies your acceptance of the Terms of Use.