loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
2007 International Conference on Parallel Processing Workshops (ICPPW 2007)
One New In-Operation Self-Testability Mechanism Designed for SoC Microchips following IEEE STD 1500
Xi'an, Chin
September 10-September 14
ISBN: 0-7695-2934-8
Tianjia Sun, Beijing University of Posts and Telecommunications, China
Li Guo, Beijing University of Posts and Telecommunications, China
Because of changing temperature, silicon?s wearing out, and the other unpredictable factors, besides testing on chips when leaving factory, in some applications, such like life-protected and aviation system, microchips need real-time and in-operation test even if they have been used in system. This paper focuses on a new in-operation self-testing mechanism. This mechanism is used to detect the silicon defects of cores of SoC chips in working state. It makes embedded cores to automatically check their failures by themselves based on IEEE std 1500TM and Core Test Language. According to Experiments, as a compromise, this In-operation Self-Test mechanism slows down the computation performance of SoC chips. Using this mechanism ensures finding exception in time and in turn adopting spare scheme in time, as well as it outperforms previous approaches in reducing cost of importing failure tolerance mechanisms into SoC chips.
Citation:
Tianjia Sun, Li Guo, "One New In-Operation Self-Testability Mechanism Designed for SoC Microchips following IEEE STD 1500," icppw, pp.35, 2007 International Conference on Parallel Processing Workshops (ICPPW 2007), 2007
Usage of this product signifies your acceptance of the Terms of Use.