loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
2006 International Conference on Parallel Processing Workshops (ICPPW'06)
Scalable Core-Based Methodology and Synthesizable Core for Systematic Design
Columbus, Ohio
August 14-August 18
ISBN: 0-7695-2637-3
Ben A. Abderazek, The University of Electro-communications, Japan
Tsutomu Yoshinaga, The University of Electro-communications, Japan
Masahiro Sowa, The University of Electro-communications, Japan
The strong demand for complex and high performance embedded system-on-chip requires quick turn around design methodology and high performance cores. Thus, there is a clear need for new methodologies supporting efficient and fast design of these systems on complex platforms implementing both hardware and software modules. In this paper, we describe a novel scalable core-based methodology for systematic design environment of application specific heterogeneous multicore systems-on-chip (MCSoC). We also developed a high performance 32-bit Synthesizable QueueCore (QC-2) with single precision floating point support. The core is targeted for special purpose applications within our target MCSoC system. We present the architecture description and design results in a fair amount of details.
Citation:
Ben A. Abderazek, Tsutomu Yoshinaga, Masahiro Sowa, "Scalable Core-Based Methodology and Synthesizable Core for Systematic Design," icppw, pp.345-352, 2006 International Conference on Parallel Processing Workshops (ICPPW'06), 2006
Usage of this product signifies your acceptance of the Terms of Use.