MULTIMEDIA INSTRUCTIONS IN IA-64

	This Article
	Subscribers, please Login Purchase article: $19 PDF IEEE Xplore Subscribers RSS feed
	Share
	Email this Article to a friend
	Bibliographic References
	ASCII Text BibTex RefWorks Procite/RefMan
	Add to:
	Digg Furl Spurl Blink Simpy Google Del.icio.us Y!MyWeb
	Search
	Similar Articles Articles by Ruby B. Lee Articles by A. Murat Fiskiran Articles by Abdulla Bubsha

2001 IEEE International Conference on Multimedia and Expo (ICME'01)

Tokyo, Japan

August 22-August 25

ISBN: 0-7695-1198-8

	ASCII Text	x
	Ruby B. Lee, A. Murat Fiskiran, Abdulla Bubsha, "MULTIMEDIA INSTRUCTIONS IN IA-64," Multimedia and Expo, IEEE International Conference on, pp. 55, 2001 IEEE International Conference on Multimedia and Expo (ICME'01), 2001.

	BibTex	x
	@article{ 10.1109/ICME.2001.1237694, author = {Ruby B. Lee and A. Murat Fiskiran and Abdulla Bubsha}, title = {MULTIMEDIA INSTRUCTIONS IN IA-64}, journal ={Multimedia and Expo, IEEE International Conference on}, volume = {0}, year = {2001}, isbn = {0-7695-1198-8}, pages = {55}, doi = {http://doi.ieeecomputersociety.org/10.1109/ICME.2001.1237694}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }

	RefWorks Procite/RefMan/Endnote	x
	TY - CONF JO - Multimedia and Expo, IEEE International Conference on TI - MULTIMEDIA INSTRUCTIONS IN IA-64 SN - 0-7695-1198-8 SP EP A1 - Ruby B. Lee, A1 - A. Murat Fiskiran, A1 - Abdulla Bubsha, PY - 2001 KW - null VL - 0 JA - Multimedia and Expo, IEEE International Conference on ER -

Ruby B. Lee, Princeton University, Princeton, NJ 08540, USA

A. Murat Fiskiran, Princeton University, Princeton, NJ 08540, USA

Abdulla Bubsha, Princeton University, Princeton, NJ 08540, USA

DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/ICME.2001.1237694

We discuss the integer and floating-point multimedia instructions in the IA-64 instruction-set architecture (ISA). These multimedia instructions implement subword parallelism, also called packed parallelism or microSIMD parallelism. They are both a subset and a superset of the multimedia instructions from the predecessor architectures: MMX, SSE and SSE-2 from the IA-32 architecture, and MAX and MAX-2 from the PARISC architecture. We discuss the novel subword permutation instructions that are new in the IA-64, and their effectiveness, in combination with the subword arithmetic instructions, for speeding up multimedia programs. These packed arithmetic and permutation instructions can also be used in media processors and DSPs for very fast and cost-effective multimedia processing.

Citation:

Ruby B. Lee, A. Murat Fiskiran, Abdulla Bubsha, "MULTIMEDIA INSTRUCTIONS IN IA-64," icme, pp.55, 2001 IEEE International Conference on Multimedia and Expo (ICME'01), 2001

Peer Review Notice | Give Us Feedback

Usage of this product signifies your acceptance of the Terms of Use.