loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
2005 International Conference on Computer Design
Reducing the Latency and Area Cost of Core Swapping through Shared Helper Engines
San Jose, California
October 02-October 05
ISBN: 0-7695-2451-6
Anahita Shayesteh, Computer Science Department, University of California, Los Angeles
Eren Kursun, Computer Science Department, University of California, Los Angeles
Tim Sherwood, Computer Science Department, University of California, Santa Barbara
Suleyman Sair, Department of Electrical and Computer Engineering, North Carolina State University
Glenn Reinman, Computer Science Department, University of California, Los Angeles

Technology scaling trends and the limitations of packaging and cooling have intensified the need for thermally efficient architectures and architecture-level temperature management techniques. To combat these trends, we explore the use of core swapping on a microcore architecture, a deeply decoupled processor core with larger structures factored out as helper engines. The microcore architecture presents an ideal platform for core swapping thanks to helper engines that maintain the state of each process in a shared fabric surrounding the cores, reducing the impact of core swapping 43% on average while showing promising thermal reduction. It also has favorable performance when compared to other thermal management techniques.

Furthermore, we evaluate alternative approaches to spending the area overhead of the additional microcore, including larger microcores, CMP cores, and SMT cores with different thermal management techniques.

Citation:
Anahita Shayesteh, Eren Kursun, Tim Sherwood, Suleyman Sair, Glenn Reinman, "Reducing the Latency and Area Cost of Core Swapping through Shared Helper Engines," iccd, pp.17-23, 2005 International Conference on Computer Design, 2005
Usage of this product signifies your acceptance of the Terms of Use.