Fault Tolerant Asynchronous Adder through Dynamic Self-reconfiguration

I
ICCD
2005
2005 International Conference on Computer Design
Abstract - Fault Tolerant Asynchronous Adder through Dynamic Self-reconfiguration

	This Article
	Subscribers, please Login Purchase article: $19 PDF IEEE Xplore Subscribers RSS feed
	Share
	Email this Article to a friend
	Bibliographic References
	ASCII Text BibTex RefWorks Procite/RefMan
	Add to:
	Digg Furl Spurl Blink Simpy Google Del.icio.us Y!MyWeb
	Search
	Similar Articles Articles by Song Peng Articles by Rajit Manohar

2005 International Conference on Computer Design

San Jose, California

October 02-October 05

ISBN: 0-7695-2451-6

	ASCII Text	x
	Song Peng, Rajit Manohar, "Fault Tolerant Asynchronous Adder through Dynamic Self-reconfiguration," Computer Design, International Conference on, pp. 171-179, 2005 International Conference on Computer Design, 2005.

	BibTex	x
	@article{ 10.1109/ICCD.2005.56, author = {Song Peng and Rajit Manohar}, title = {Fault Tolerant Asynchronous Adder through Dynamic Self-reconfiguration}, journal ={Computer Design, International Conference on}, volume = {0}, year = {2005}, isbn = {0-7695-2451-6}, pages = {171-179}, doi = {http://doi.ieeecomputersociety.org/10.1109/ICCD.2005.56}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }

	RefWorks Procite/RefMan/Endnote	x
	TY - CONF JO - Computer Design, International Conference on TI - Fault Tolerant Asynchronous Adder through Dynamic Self-reconfiguration SN - 0-7695-2451-6 SP171 EP179 A1 - Song Peng, A1 - Rajit Manohar, PY - 2005 KW - null VL - 0 JA - Computer Design, International Conference on ER -

Song Peng, Computer Systems Laboratory, Cornell University, Ithaca, NY, USA

Rajit Manohar, Computer Systems Laboratory, Cornell University, Ithaca, NY, USA

DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/ICCD.2005.56

This paper presents a systematic method for the design of a self-healing asynchronous adder. We propose a graphbased model for the design of a fault-tolerant linear array with external inputs and outputs with a minimum number of spare resources. A K-fault-tolerant asynchronous adder design is presented based on this analysis, together with the necessary support logic for dynamic self-reconfiguration. Experimental evaluations show that our method incurs both low hardware cost and small performance overhead compared to traditional approaches to fault-tolerance.

Citation:

Song Peng, Rajit Manohar, "Fault Tolerant Asynchronous Adder through Dynamic Self-reconfiguration," iccd, pp.171-179, 2005 International Conference on Computer Design, 2005

Peer Review Notice | Give Us Feedback

Usage of this product signifies your acceptance of the Terms of Use.