loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
2002 IEEE International Conference on Computer Design (ICCD'02)
Embedded Protocol Processor for Fast and Efficient Packet Reception
Freiburg, Germany
September 16-September 18
ISBN: 0-7695-1700-5
Tomas Henriksson, Link?pings Universitet
Ulf Nordqvist, Link?pings Universitet
Dake Liu, Link?pings Universitet
Computer networks equipment present a bottleneck for further increase of the capacity in the networks. The terminals have problems to keep up with the network speed when using general purpose processors for the protocol processing. We present a novel processor architecture, that works in-line with the data flow and does not use a traditional von Neuman architecture. The program is contained in three lookup tables within the processor core, which allows for one cycle if-then-else and switch-case-case... execution. The processor is estimated to be able to handle a 10 Gb/s Ethernet connection when implemented in a 0.18 micron technology.
Citation:
Tomas Henriksson, Ulf Nordqvist, Dake Liu, "Embedded Protocol Processor for Fast and Efficient Packet Reception," iccd, pp.414, 2002 IEEE International Conference on Computer Design (ICCD'02), 2002
Usage of this product signifies your acceptance of the Terms of Use.