loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
2002 IEEE International Conference on Computer Design (ICCD'02)
Combining Dual-Supply, Dual-Threshold and Transistor Sizing for Power Reduction
Freiburg, Germany
September 16-September 18
ISBN: 0-7695-1700-5
ASCII Text
x 
 
Stephanie Augsburger, Borivoje Nikolić, "Combining Dual-Supply, Dual-Threshold and Transistor Sizing for Power Reduction," Computer Design, International Conference on, pp. 316, 2002 IEEE International Conference on Computer Design (ICCD'02), 2002.
 
 
BibTex
x
 
@article{ 10.1109/ICCD.2002.1106788,
author = {Stephanie Augsburger and Borivoje Nikolić},
title = {Combining Dual-Supply, Dual-Threshold and Transistor Sizing for Power Reduction},
journal ={Computer Design, International Conference on},
volume = {0},
year = {2002},
issn = {1063-6404},
pages = {316},
doi = {http://doi.ieeecomputersociety.org/10.1109/ICCD.2002.1106788},
publisher = {IEEE Computer Society},
address = {Los Alamitos, CA, USA},
}
 
 
RefWorks Procite/RefMan/Endnote
x 
 
TY - CONF
JO - Computer Design, International Conference on
TI - Combining Dual-Supply, Dual-Threshold and Transistor Sizing for Power Reduction
SN - 1063-6404
SP
EP
A1 - Stephanie Augsburger,
A1 - Borivoje Nikolić,
PY - 2002
KW - null
VL - 0
JA - Computer Design, International Conference on
ER -
 
Stephanie Augsburger, Intel Corporation
Borivoje Nikolić, University of California at Berkeley
Multiple supply voltages, multiple transistor thresholds and transistor sizing could be used to reduce the power dissipation of digital blocks. This paper presents a framework for evaluating the effectiveness of each of these approaches independently and in conjunction with each other. Results show the advantages of multiple supply, transistor sizing, and multiple threshold can be compounded to maximize power reduction. The order of application of these techniques determines the final savings in active and leakage power.
Citation:
Stephanie Augsburger, Borivoje Nikolić, "Combining Dual-Supply, Dual-Threshold and Transistor Sizing for Power Reduction," iccd, pp.316, 2002 IEEE International Conference on Computer Design (ICCD'02), 2002
Usage of this product signifies your acceptance of the Terms of Use.