loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
11th International Symposium on High-Performance Computer Architecture (HPCA'05)
SENSS: Security Enhancement to Symmetric Shared Memory Multiprocessors
San Francisco, California
February 12-February 16
ISBN: 0-7695-2275-0
Youtao Zhang, University of Texas at Dallas
Lan Gao, University of California at Riverside
Jun Yang, University of California at Riverside
Xiangyu Zhang, University of Arizona, Tucson
Rajiv Gupta, University of Arizona, Tucson
With the increasing concern of the security on high performance multiprocessor enterprise servers, more and more effort is being invested into defending against various kinds of attacks. This paper proposes a security enhancement model called SENSS, that allows programs to run securely on a symmetric shared memory multiprocessor (SMP) environment. In SENSS, a program, including both code and data, is stored in the shared memory in encrypted form but is decrypted once it is fetched into any of the processors. In contrast to the traditional uniprocessor XOM model, the main challenge in developing SENSS lies in the necessity for guarding the clear text communication between processors in a multiprocessor environment.
In this paper we propose an inexpensive solution that can effectively protect the shared bus communication. The proposed schemes include both encryption and authentication for bus transactions. We develop a scheme that utilizes the Cipher Block Chaining mode of the advanced encryption standard (CBC-AES) to achieve ultra low latency for the shared bus encryption and decryption. In addition, CBC-AES can generate integrity checking code for the bus communication over time, achieving bus authentication. Further, we develop techniques to ensure the cryptographic computation throughput meets the high bandwidth of gigabyte buses. We performed full system simulation using Simics to measure the overhead of the security features on a SMP system with a snooping write invalidate cache coherence protocol. Overall, only a slight performance degradation of 2.03% on average was observed when the security is provided at the highest level.
Citation:
Youtao Zhang, Lan Gao, Jun Yang, Xiangyu Zhang, Rajiv Gupta, "SENSS: Security Enhancement to Symmetric Shared Memory Multiprocessors," hpca, pp.352-362, 11th International Symposium on High-Performance Computer Architecture (HPCA'05), 2005
Usage of this product signifies your acceptance of the Terms of Use.