11th International Symposium on High-Performance Computer Architecture (HPCA'05) Power Efficient Processor Architecture and The Cell Processor San Francisco, California February 12-February 16 ISBN: 0-7695-2275-0
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/HPCA.2005.26
This paper provides a background and rationale for some of the architecture and design decisions in the Cell processor, a processor optimized for compute-intensive and broadband rich media applications, jointly developed by Sony Group, Toshiba, and IBM.
Citation:
H. Peter Hofstee, "Power Efficient Processor Architecture and The Cell Processor," hpca, pp.258-262, 11th International Symposium on High-Performance Computer Architecture (HPCA'05), 2005 Usage of this product signifies your acceptance of the Terms of Use. | |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||