A new method for asynchronous pipeline control

G
GLSVLSI
1997
7th Great Lakes Symposium on VLSI
Abstract - A new method for asynchronous pipeline control

	This Article
	Subscribers, please Login Purchase article: $19 PDF IEEE Xplore Subscribers RSS feed
	Share
	Email this Article to a friend
	Bibliographic References
	ASCII Text BibTex RefWorks Procite/RefMan
	Add to:
	Digg Furl Spurl Blink Simpy Google Del.icio.us Y!MyWeb
	Search
	Similar Articles Articles by S.S. Appleton Articles by S.V. Morton Articles by M.J. Liebelt

7th Great Lakes Symposium on VLSI

Urbana, IL

March 13-March 15

ISBN: 0-8186-7904-2

	ASCII Text	x
	S.S. Appleton, S.V. Morton, M.J. Liebelt, "A new method for asynchronous pipeline control," Great Lakes Symposium on VLSI, pp. 100, 7th Great Lakes Symposium on VLSI, 1997.

	BibTex	x
	@article{ 10.1109/GLSV.1997.580418, author = {S.S. Appleton and S.V. Morton and M.J. Liebelt}, title = {A new method for asynchronous pipeline control}, journal ={Great Lakes Symposium on VLSI}, volume = {0}, year = {1997}, issn = {1066-1395}, pages = {100}, doi = {http://doi.ieeecomputersociety.org/10.1109/GLSV.1997.580418}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }

	RefWorks Procite/RefMan/Endnote	x
	TY - CONF JO - Great Lakes Symposium on VLSI TI - A new method for asynchronous pipeline control SN - 1066-1395 SP EP A1 - S.S. Appleton, A1 - S.V. Morton, A1 - M.J. Liebelt, PY - 1997 KW - asynchronous circuits; asynchronous pipeline control; static logic control; dynamic logic control; VLSI architecture; flow controlled asynchronous method VL - 0 JA - Great Lakes Symposium on VLSI ER -

S.S. Appleton, Dept. of Electr. & Electron. Eng., Adelaide Univ., SA, Australia

S.V. Morton, Dept. of Electr. & Electron. Eng., Adelaide Univ., SA, Australia

M.J. Liebelt, Dept. of Electr. & Electron. Eng., Adelaide Univ., SA, Australia

DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/GLSV.1997.580418

We explore the potential for enhanced performance in asynchronous pipelines by the elimination of unnecessary signalling from the critical path, thus making the common case fast. An improvement of 15% over an optimal two-phase signalling approach for both static and dynamic logic control is demonstrated. We describe extensions to the approach that add functionality with no cycle time overhead.

Index Terms:

asynchronous circuits; asynchronous pipeline control; static logic control; dynamic logic control; VLSI architecture; flow controlled asynchronous method

Citation:

S.S. Appleton, S.V. Morton, M.J. Liebelt, "A new method for asynchronous pipeline control," glsvlsi, pp.100, 7th Great Lakes Symposium on VLSI, 1997

Peer Review Notice | Give Us Feedback

Usage of this product signifies your acceptance of the Terms of Use.