6th Great Lakes Symposium on VLSI A 3V-50MHz Analog CMOS Current-Mode High Frequency Filter with a Negative Resistance Load Ames, IA March 22-March 23 ISBN: 0-8186-7502-0
A low voltage Analog CMOS current-mode continuous time high frequency filter with a negative resistance load (NRL) is proposed. To design a current integrator, we use a modified simple current mirror with a NRL to increase the output resistance. The current integrator is designed to have the frequency behavior enhancement and operate in low voltage by employing a simple mirror structure and diode connected input transistor. The third order Butterworth low pass filter using a current integrator is Synthesized and simulated with a 1.5μ n-well process. Simulation result shows cutofj-equency of 50 MHz and power consumption of 2.4mW/pole with a 3Vpower supply.
Citation:
Jai-Sop Hyun, Kwang Sub Yoon, "A 3V-50MHz Analog CMOS Current-Mode High Frequency Filter with a Negative Resistance Load," glsvlsi, pp.260, 6th Great Lakes Symposium on VLSI, 1996 Usage of this product signifies your acceptance of the Terms of Use. | |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||