6th Great Lakes Symposium on VLSI Low-Power Implementation of Discrete Cosine Transform Ames, IA March 22-March 23 ISBN: 0-8186-7502-0
The demand for multimedia mobile terminals has created a need for low power implementation of video compression algorithms. In this paper we consider different implementations for the discrete cosine transform. The effect of pipelining and parallelism on reducing the power dissipation is considered for fast discrete cosine transform algorithms, as well as ROM-based algorithms.
Citation:
Emad N. Farag, Mohamed I. Elmasry, "Low-Power Implementation of Discrete Cosine Transform," glsvlsi, pp.0174, 6th Great Lakes Symposium on VLSI, 1996 Usage of this product signifies your acceptance of the Terms of Use. | |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||