loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
5th IEEE Symposium on FPGA-Based Custom Computing Machines (FCCM '97)
Napa Valley, CA
April 16-April 18
ISBN: 0-8186-8159-4
U. Tangen, Inst. fur Molekulare Biotech., Jena, Germany
L. Schulte, Inst. fur Molekulare Biotech., Jena, Germany
J.S. McCaskill, Inst. fur Molekulare Biotech., Jena, Germany
Previous work (J.S. McCaskill et al., 1996; 1997) has shown the power of massively parallel configurable hardware (NGEN) in conjunction with dataflow architectures for the simulation of evolving populations. NGEN is a flexible computer hardware for rapid custom circuit simulation of fine grained physical processes via a massively parallel architecture, e.g. 144 hardware configurable field programmable gate arrays (FPGAs, XC4008, Xilinx). NGEN is optimized to implement dataflow architectures and systolic algorithms for large problems and is confectioned with high speed distributed SRAM, 144*8*256 kBit, 15ns access time, on the chip to chip interconnect. Microconfigurable FPGAs allow a further step to close the gap between micro electronics and biology on the information processing area. A design for a massively parallel microconfigurable computer (POLYP) is presented. It is designed to allow online evolution in hardware with significant locally controllable memory resources. It is also designed for high throughput dataflow applications with large problem size. Additionally, an evolvable interface between high rate measurement devices is provided to allow adaptive processing coupled with real time experimental environments. The computer represents the next logical step towards evolvable hardware interacting with biology beyond the massively parallel computer NGEN.
Index Terms:
parallel architectures; parallel hardware evolvable computer POLYP; massively parallel configurable hardware NGEN; dataflow architectures; evolving population simulation; flexible computer hardware; rapid custom circuit simulation; fine grained physical processes; massively parallel architecture; hardware configurable field programmable gate arrays; systolic algorithms; high speed distributed SRAM; chip to chip interconnect; microconfigurable FPGAs; information processing area; massively parallel microconfigurable computer; online evolution; locally controllable memory resources; high throughput dataflow applications; evolvable interface; high rate measurement devices; adaptive processing; real time experimental environments; 15 ns
Citation:
U. Tangen, L. Schulte, J.S. McCaskill, "A parallel hardware evolvable computer POLYP," fccm, pp.238, 5th IEEE Symposium on FPGA-Based Custom Computing Machines (FCCM '97), 1997
Usage of this product signifies your acceptance of the Terms of Use.