IEEE Symposium on FPGA's for Custom Computing Machines (FCCM '95) FPGA-based transformable computers for fast digital signal processing Napa Valley, California April 19-April 21 ISBN: 0-8186-7086-X
Abstract: FPGA-based computing systems provide a feasible and cost-effective platform for implementing fast parallel arithmetic circuits for digital signal and image processing. This paper reports the results obtained from embedding a highly parallel convolution algorithm on an FPGA-based "transformable" computer. Such a computer is intended to serve as a transformable co-processor for a standard microprocessor system. However, the transformable co-processor is reconfigurable and is capable of exploiting the concurrency of computations more than the "sequential" microprocessor. Our experiments show that a significant gain in speed can be achieved by using the transformable coprocessor. We present an example of performing a sequence of (independent) 16-point convolutions on 8-bit data, and show that the speed factor improves significantly as the number of convolutions to be performed increases.
Index Terms:
signal processing; reconfigurable architectures; field programmable gate arrays; image processing; parallel algorithms; coprocessors; parallel architectures; matrix algebra; FPGA; transformable computers; fast digital signal processing; cost-effective; fast parallel arithmetic circuits; image processing; parallel convolution algorithm; transformable coprocessor; microprocessor system; reconfigurable architecture; convolutions; 8 bit
Citation:
H.A. Chow, H. Alnuweiri, S. Casselman, "FPGA-based transformable computers for fast digital signal processing," fccm, pp.0197, IEEE Symposium on FPGA's for Custom Computing Machines (FCCM '95), 1995 Usage of this product signifies your acceptance of the Terms of Use. | |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||