Emulating static faults using a Xilinx based emulator

F
FCCM
1995
IEEE Symposium on FPGA's for Custom Computing Machines (FCCM '95)
Abstract - Emulating static faults using a Xilinx based emulator

	This Article
	Subscribers, please Login Purchase article: $19 PDF IEEE Xplore Subscribers RSS feed
	Share
	Email this Article to a friend
	Bibliographic References
	ASCII Text BibTex RefWorks Procite/RefMan
	Add to:
	Digg Furl Spurl Blink Simpy Google Del.icio.us Y!MyWeb
	Search
	Similar Articles Articles by R.W. Wieler Articles by Z. Zhang Articles by R.D. McLeod

IEEE Symposium on FPGA's for Custom Computing Machines (FCCM '95)

Napa Valley, California

April 19-April 21

ISBN: 0-8186-7086-X

	ASCII Text	x
	R.W. Wieler, Z. Zhang, R.D. McLeod, "Emulating static faults using a Xilinx based emulator," Field-Programmable Custom Computing Machines, Annual IEEE Symposium on, pp. 0110, IEEE Symposium on FPGA's for Custom Computing Machines (FCCM '95), 1995.

	BibTex	x
	@article{ 10.1109/FPGA.1995.477416, author = {R.W. Wieler and Z. Zhang and R.D. McLeod}, title = {Emulating static faults using a Xilinx based emulator}, journal ={Field-Programmable Custom Computing Machines, Annual IEEE Symposium on}, volume = {0}, year = {1995}, isbn = {0-8186-7086-X}, pages = {0110}, doi = {http://doi.ieeecomputersociety.org/10.1109/FPGA.1995.477416}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }

	RefWorks Procite/RefMan/Endnote	x
	TY - CONF JO - Field-Programmable Custom Computing Machines, Annual IEEE Symposium on TI - Emulating static faults using a Xilinx based emulator SN - 0-8186-7086-X SP EP A1 - R.W. Wieler, A1 - Z. Zhang, A1 - R.D. McLeod, PY - 1995 KW - field programmable gate arrays; fault location; logic testing; Xilinx based emulator; static faults emulation; fault emulation; logical extension; multiple FPGAs; ASIC emulation; fault emulator VL - 0 JA - Field-Programmable Custom Computing Machines, Annual IEEE Symposium on ER -

R.W. Wieler, Dept. of Electr. & Comput. Eng., Manitoba Univ., Winnipeg, Man., Canada

Z. Zhang, Dept. of Electr. & Comput. Eng., Manitoba Univ., Winnipeg, Man., Canada

R.D. McLeod, Dept. of Electr. & Comput. Eng., Manitoba Univ., Winnipeg, Man., Canada

DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/FPGA.1995.477416

Abstract: Fault emulation is a logical extension of current trend of using multiple FPGAs for ASIC emulation. This paper presents the basic infrastructure needed for such an emulator, and discusses the advantages of using a fault emulator as compared to a fault simulator.

Index Terms:

field programmable gate arrays; fault location; logic testing; Xilinx based emulator; static faults emulation; fault emulation; logical extension; multiple FPGAs; ASIC emulation; fault emulator

Citation:

R.W. Wieler, Z. Zhang, R.D. McLeod, "Emulating static faults using a Xilinx based emulator," fccm, pp.0110, IEEE Symposium on FPGA's for Custom Computing Machines (FCCM '95), 1995

Peer Review Notice | Give Us Feedback

Usage of this product signifies your acceptance of the Terms of Use.