loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
14th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM'06)
A Reconfigurable Distributed Computing Fabric Exploiting Multilevel Parallelism
Napa, California
April 24-April 26
ISBN: 0-7695-2661-6
Charles L. Cathey, The University of South Carolina
Jason D. Bakos, The University of South Carolina
Duncan A. Buell, The University of South Carolina
This paper presents a novel reconfigurable data flow processing architecture that promises high performance by explicitly targeting both fine- and course-grained parallelism. This architecture is based on multiple FPGAs organized in a scalable direct network that is substantially more interconnectefficient than currently used crossbar technology. In addition, we discuss several ancillary issues and propose solutions required to support this architecture and achieve maximal performance for general-purpose applications; these include supporting IP, mapping techniques, and routing policies that enable greater flexibility for architectural evolution and code portability.
Citation:
Charles L. Cathey, Jason D. Bakos, Duncan A. Buell, "A Reconfigurable Distributed Computing Fabric Exploiting Multilevel Parallelism," fccm, pp.121-130, 14th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM'06), 2006
Usage of this product signifies your acceptance of the Terms of Use.