A Hardware-Accelerated Novel IR System

	This Article
	Subscribers, please Login Purchase article: $19 PDF IEEE Xplore Subscribers RSS feed
	Share
	Email this Article to a friend
	Bibliographic References
	ASCII Text BibTex RefWorks Procite/RefMan/Endnote
	Add to:
	Digg Furl Spurl Blink Simpy Google Del.icio.us Y!MyWeb
	Search
	Similar Articles Articles by Michael Weeks Articles by Victoria J. Hodge Articles by Jim Austin

10th Euromicro Workshop on Parallel, Distributed and Network-based Processing (EUROMICRO-PDP 2002)

Canary Islands, Spain

January 09-January 11

ISBN: 0-7695-1444-8

	ASCII Text	x
	Michael Weeks, Victoria J. Hodge, Jim Austin, "A Hardware-Accelerated Novel IR System," Parallel, Distributed, and Network-Based Processing, Euromicro Conference on, pp. 0283, 10th Euromicro Workshop on Parallel, Distributed and Network-based Processing (EUROMICRO-PDP 2002), 2002.

	BibTex	x
	@article{ 10.1109/EMPDP.2002.994291, author = {Michael Weeks and Victoria J. Hodge and Jim Austin}, title = {A Hardware-Accelerated Novel IR System}, journal ={Parallel, Distributed, and Network-Based Processing, Euromicro Conference on}, volume = {0}, year = {2002}, issn = {1066-6192}, pages = {0283}, doi = {http://doi.ieeecomputersociety.org/10.1109/EMPDP.2002.994291}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }

	RefWorks Procite/RefMan/Endnote	x
	TY - CONF JO - Parallel, Distributed, and Network-Based Processing, Euromicro Conference on TI - A Hardware-Accelerated Novel IR System SN - 1066-6192 SP EP A1 - Michael Weeks, A1 - Victoria J. Hodge, A1 - Jim Austin, PY - 2002 KW - Distributed Processing KW - Binary Correlation KW - Matrix Memory KW - Neural Networks KW - Information Retrieval VL - 0 JA - Parallel, Distributed, and Network-Based Processing, Euromicro Conference on ER -

Michael Weeks, University of York

Victoria J. Hodge, University of York

Jim Austin, University of York

DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/EMPDP.2002.994291

AURA (Advanced Uncertain Reasoning Architecture) is a generic family of techniques and implementations intended for high-speed approximate search and match operations on large unstructured datasets. This paper continues the AURA II (Advanced Uncertain Reasoning Architecture) project's research into distributed binary Correlation Matrix Memory (CMM) based upon the PRESENCE (PaRallEl Structured Neural Computing Engine) hardware architecture. Previous work has described how CMMs can be seamlessly implemented onto multiple hardware PRESENCE cards to accelerate core CMM operations. To demonstrate the system, this paper describes how a novel CMM-based information retrieval (IR) system, called MinerTaur, was implemented using multiple PRESENCE cards distributed across a cluster.

Index Terms:

Distributed Processing, Binary Correlation, Matrix Memory, Neural Networks, Information Retrieval

Citation:

Michael Weeks, Victoria J. Hodge, Jim Austin, "A Hardware-Accelerated Novel IR System," pdp, pp.0283, 10th Euromicro Workshop on Parallel, Distributed and Network-based Processing (EUROMICRO-PDP 2002), 2002

Peer Review Notice | Give Us Feedback

Usage of this product signifies your acceptance of the Terms of Use.