loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
2005 NASA/DoD Conference on Evolvable Hardware (EH'05)
A VHDL Core for Intrinsic Evolution of Discrete Time Filters with Signal Feedback
Washington DC,
June 29-July 01
ISBN: 0-7695-2399-4
David A. Gwaltney, NASA Marshall Space Flight Center
Kenneth Dutton, Jacobs Sverdrup Company
The design of an Evolvable Machine VHDL Core is presented, representing a discrete-time processing structure capable of supporting control system applications. This VHDL Core is implemented in an FPGA and is interfaced with an evolutionary algorithm implemented in firmware on a Digital Signal Processor (DSP) to create an evolvable system platform. The salient features of this architecture are presented. The capability to implement IIR filter structures is presented along with the results of the intrinsic evolution of a filter. The robustness of the evolved filter design is tested and its unique characteristics are described.
Citation:
David A. Gwaltney, Kenneth Dutton, "A VHDL Core for Intrinsic Evolution of Discrete Time Filters with Signal Feedback," eh, pp.43-50, 2005 NASA/DoD Conference on Evolvable Hardware (EH'05), 2005
Usage of this product signifies your acceptance of the Terms of Use.