loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
2005 NASA/DoD Conference on Evolvable Hardware (EH'05)
A Multi-objective Genetic Algorithm for On-chip Real-time Optimisation of Word Length and Power Consumption in a Pipelined FFT Processor targeting a MC-CDMA Receiver
Washington DC,
June 29-July 01
ISBN: 0-7695-2399-4
Nasri Sulaiman, University of Edinburgh
Tughrul Arslan, University of Edinburgh
This paper presents a multi-objective Genetic Algorithm for on-chip real-time optimisation of word length and power consumption in a fixed-point pipelined Fast Fourier Transform (FFT) processor targeting on MC-CDMA receiver. The multi-objective GA is used to find solutions for the FFT coefficients which have optimum performance in term of signal to noise ratio (SNR) and power consumption. The results demonstrate that the GA can find solutions which are optimised for both objectives. Results also show that there is a significant reduction in power consumption while maintaining the SNR after the optimisation. Optimisation from 16-bit to 11-bit, results in power reduction of 6.6% and an average error of 0.69 dB.
Citation:
Nasri Sulaiman, Tughrul Arslan, "A Multi-objective Genetic Algorithm for On-chip Real-time Optimisation of Word Length and Power Consumption in a Pipelined FFT Processor targeting a MC-CDMA Receiver," eh, pp.154-159, 2005 NASA/DoD Conference on Evolvable Hardware (EH'05), 2005
Usage of this product signifies your acceptance of the Terms of Use.