loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
International Conference on Dependable Systems and Networks (DSN'06)
Dynamic Verification of Memory Consistency in Cache-Coherent Multithreaded Computer Architectures
Philadelphia, Pennsylvania
June 25-June 28
ISBN: 0-7695-2607-1
Albert Meixner, Duke University
Daniel J. Sorin, Duke University
Multithreaded servers with cache-coherent shared memory are the dominant type of machines used to run critical network services and database management systems. To achieve the high availability required for these tasks, it is necessary to incorporate mechanisms for error detection and recovery. Correct operation of the memory system is defined by the memory consistency model. Errors can therefore be detected by checking if the observed memory system behavior deviates from the specified consistency model. Based on recent work, we design a framework for dynamic verification of memory consistency (DVMC). The framework consists of mechanisms to verify three invariants that are proven to guarantee that a specified memory consistency model is obeyed. We describe an implementation of the framework for the SPARCv9 architecture and experimentally evaluate its performance using full-system simulation of commercial workloads.
Citation:
Albert Meixner, Daniel J. Sorin, "Dynamic Verification of Memory Consistency in Cache-Coherent Multithreaded Computer Architectures," dsn, pp.73-82, International Conference on Dependable Systems and Networks (DSN'06), 2006
Usage of this product signifies your acceptance of the Terms of Use.