9th EUROMICRO Conference on Digital System Design (DSD'06) Multi-Bank Main Memory Architecture with Dynamic Voltage Frequency Scaling for System Energy Optimization Cavtat near Dubrovnik, Croatia August 30-September 01 ISBN: 0-7695-2609-8
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/DSD.2006.68
Several techniques were developed to reduce processor consumption which was the predominant source of dissipation. However with the technology evolution and the development of new applications that make heavy use of large memory data size, the energy savings obtained by these techniques become limited. In this article we showed that Dynamic Voltage Frequency Scaling technique (DVFS) increases the main memory consumption. A multi-banked memory architecture, having the capability of setting banks in low power modes when they are not accessed, is adopted to reduce the memory consumption. An approach of tasks allocation and banks configuration reducing the memory energy is developed at system level for multi-task and real-time systems. Experimental results show that, when we combined DVFS technique with an efficient multibank architecture and tasks to banks allocation, a system energy saving that reaches 35% is obtained.
Citation:
Hanene Ben Fradj, C?cile Belleudy, Michel Auguin, "Multi-Bank Main Memory Architecture with Dynamic Voltage Frequency Scaling for System Energy Optimization," dsd, pp.89-96, 9th EUROMICRO Conference on Digital System Design (DSD'06), 2006 Usage of this product signifies your acceptance of the Terms of Use. | |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||