Evaluating Dataflow and Pipelined Vector Processing Architectures for FPGA Co-processors

D
DSD
2006
9th EUROMICRO Conference on Digital System Design (DSD'06)
Abstract - Evaluating Dataflow and Pipelined Vector Processing Architectures for FPGA Co-processors

	This Article
	Subscribers, please Login Purchase article: $19 PDF IEEE Xplore Subscribers RSS feed
	Share
	Email this Article to a friend
	Bibliographic References
	ASCII Text BibTex RefWorks Procite/RefMan
	Add to:
	Digg Furl Spurl Blink Simpy Google Del.icio.us Y!MyWeb
	Search
	Similar Articles Articles by Michael Freeman

9th EUROMICRO Conference on Digital System Design (DSD'06)

Cavtat near Dubrovnik, Croatia

August 30-September 01

ISBN: 0-7695-2609-8

	ASCII Text	x
	Michael Freeman, "Evaluating Dataflow and Pipelined Vector Processing Architectures for FPGA Co-processors," Digital Systems Design, Euromicro Symposium on, pp. 127-130, 9th EUROMICRO Conference on Digital System Design (DSD'06), 2006.

	BibTex	x
	@article{ 10.1109/DSD.2006.51, author = {Michael Freeman}, title = {Evaluating Dataflow and Pipelined Vector Processing Architectures for FPGA Co-processors}, journal ={Digital Systems Design, Euromicro Symposium on}, volume = {0}, year = {2006}, isbn = {0-7695-2609-8}, pages = {127-130}, doi = {http://doi.ieeecomputersociety.org/10.1109/DSD.2006.51}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }

	RefWorks Procite/RefMan/Endnote	x
	TY - CONF JO - Digital Systems Design, Euromicro Symposium on TI - Evaluating Dataflow and Pipelined Vector Processing Architectures for FPGA Co-processors SN - 0-7695-2609-8 SP127 EP130 A1 - Michael Freeman, PY - 2006 KW - null VL - 0 JA - Digital Systems Design, Euromicro Symposium on ER -

Michael Freeman, University of York, UK

DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/DSD.2006.51

This paper describes the development of a FPGA based co-processor architecture for accelerating vector comparisons e.g. Euclidean distance. In this paper we will compare traditional pipelined and dataflow implementations, in terms of processing speed and area requirements. Processing performance will then be compared against a software implementation to evaluate possible speedup.

Citation:

Michael Freeman, "Evaluating Dataflow and Pipelined Vector Processing Architectures for FPGA Co-processors," dsd, pp.127-130, 9th EUROMICRO Conference on Digital System Design (DSD'06), 2006

Peer Review Notice | Give Us Feedback

Usage of this product signifies your acceptance of the Terms of Use.