9th EUROMICRO Conference on Digital System Design (DSD'06) A Combined Memory Compression And Hierarchical Motion Estimation Architecture For Video Encoding In Embedded Systems Cavtat near Dubrovnik, Croatia August 30-September 01 ISBN: 0-7695-2609-8
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/DSD.2006.5
In this paper a new technique is presented that combines memory compression in video encoders with fast and efficient motion estimation (ME). This technique is mainly oriented to embedded systems, which demand simple and power aware algorithms. Video encoding needs increasing amounts of memory for storing reference pictures. Memory compression allows reducing the footprint of the application, lowering the total implementation cost. In this paper, we combine memory compression and hierarchical ME so that the overhead associated to implement both techniques is shared. Thus, a net gain in processing speed is obtained, while reducing costs and power consumption.
Citation:
Roberto R. Osorio, Javier D. Bruguera, "A Combined Memory Compression And Hierarchical Motion Estimation Architecture For Video Encoding In Embedded Systems," dsd, pp.269-274, 9th EUROMICRO Conference on Digital System Design (DSD'06), 2006 Usage of this product signifies your acceptance of the Terms of Use. | |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||