8th Euromicro Conference on Digital System Design (DSD'05) On LUT Cascade Realizations of FIR Filters Porto, Portugal August 30-September 03 ISBN: 0-7695-2433-8
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/DSD.2005.82
This paper first defines the n-input q-output WS function, as a mathematical model of the combinational part of the distributed arithmetic of a finite impulse response (FIR) filter. Then, it shows a method to realize theWS function by an LUT cascade with k-input q-output cells. Furthermore, it 1) shows that LUT cascade realizations require much smaller memory than the single ROM realizations; 2) presents new design method for a WS function by arithmetic decomposition, and 3) shows design results of FIR filters using FPGAs with embedded memories.
Citation:
Tsutomu Sasao, Yukihiro Iguchi, Takahiro Suzuki, "On LUT Cascade Realizations of FIR Filters," dsd, pp.467-475, 8th Euromicro Conference on Digital System Design (DSD'05), 2005 Usage of this product signifies your acceptance of the Terms of Use. | |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||