loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
8th Euromicro Conference on Digital System Design (DSD'05)
Hardware Virtual Components Compliant with Communication System Standards
Porto, Portugal
August 30-September 03
ISBN: 0-7695-2433-8
N. Abdelli, Thalles Communication
P. Bomel, LESTER Laboratory
E. Casseau, LESTER Laboratory
AM Foulliart, Thalles Communication
C. Jego, GET/ENST
P. Kaiffasz, Thalles Communication
B. Le Gal, LESTER Laboratory
N Le Heno, Turbo Concept SAS, FRANCE

In this paper, we focus on the design of a communication system based on reusing IP cores. Traditional methods for designing hardware cores for this kind of applications use a RTL specification. However, they suffer from heavy limitations that prevent them fiom efficiently addressing the algorithmic complexity and the high flexibiliw required by the various application profiles. For this reason, we propose to raise the abstraction level of the specijicaiion and introduce the notion of architectural flexibility by benefiting fiom the emerging high-level synthesis tools. From a single behavioral-level VHDL specification, we are able to generate a variety of architectures, compliant with the most important communication standards. This technique has been successfilly applied to the most important IP cores (synchronization IP, Viterbi IP and Reed-Solomon decoder IP cores) of the DVB-DSNG digital video- broadcasting standard.

Citation:
N. Abdelli, P. Bomel, E. Casseau, AM Foulliart, C. Jego, P. Kaiffasz, B. Le Gal, N Le Heno, "Hardware Virtual Components Compliant with Communication System Standards," dsd, pp.88-95, 8th Euromicro Conference on Digital System Design (DSD'05), 2005
Usage of this product signifies your acceptance of the Terms of Use.