8th Euromicro Conference on Digital System Design (DSD'05)
BIST Technique for GALS Systems
Porto, Portugal
August 30-September 03
ISBN: 0-7695-2433-8
DOI Bookmark:
http://doi.ieeecomputersociety.org/10.1109/DSD.2005.22
In this paper a test technique based on the Built-In Self- Test (BIST) is proposed. Our BIST concept is based on hierarchical testing of the digital systems. The presented test scheme is optimized for Globally Asynchronous Locally Synchronous (GALS) systems. The BIST technique, described here, is implemented on a GALS baseband processor compliant to the IEEE 802.11a standard. Some results on the performance of our test solution are given. The GALS processor with embedded BIST was fabricated in IHP?s 0.25 ?m CMOS technology and test results are presented.
Citation:
Milos Krstic, Eckhard Grass, "BIST Technique for GALS Systems," dsd, pp.10-16, 8th Euromicro Conference on Digital System Design (DSD'05), 2005
Usage of this product signifies your acceptance of the
Terms of Use.
|
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||