loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Euromicro Symposium on Digital Systems Design (DSD'03)
A Power Reduction Scheme for Data Buses by Dynamic Detection of Active Bits
Belek-Antalya, Turkey
September 01-September 06
ISBN: 0-7695-2003-0
Masanori Muroyama, Graduate School of Information Science and Electrical Engineering at Kyushu University
Akihiko Hyodo, Graduate School of Information Science and Electrical Engineering at Kyushu University
Takanori Okuma, Graduate School of Information Science and Electrical Engineering at Kyushu University
Hiroto Yasuura, Graduate School of Information Science and Electrical Engineering at Kyushu University
To transfer a small number, we inherently need the small number of bits. But all bit lines on a data bus change their status and redundant power is consumed. To reduce the redundant power consumption, we introduce a concept named active bits. In this paper, we propose a power reduction scheme for data buses using the active bits. Suppressing switching activity of inactive bits, we can reduce redundant power consumption.
We propose various power reduction techniques using active bits and the implementation methods. Experimental results illustrate 20% - 35% on average and up to 54.2% switching activity reduction.
Citation:
Masanori Muroyama, Akihiko Hyodo, Takanori Okuma, Hiroto Yasuura, "A Power Reduction Scheme for Data Buses by Dynamic Detection of Active Bits," dsd, pp.408, Euromicro Symposium on Digital Systems Design (DSD'03), 2003
Usage of this product signifies your acceptance of the Terms of Use.