Integration of Instruction Set Simulators into SystemC High Level Models

	This Article
	Subscribers, please Login Purchase article: $19 PDF IEEE Xplore Subscribers RSS feed
	Share
	Email this Article to a friend
	Bibliographic References
	ASCII Text BibTex RefWorks Procite/RefMan/Endnote
	Add to:
	Digg Furl Spurl Blink Simpy Google Del.icio.us Y!MyWeb
	Search
	Similar Articles Articles by Ilia Oussorov Articles by Wolfgang Raab Articles by Ulrich Hachmann Articles by Alex Kravtsov

Euromicro Symposium on Digital System Design (DSD'02)

Dortmund, Germany

September 04-September 06

ISBN: 0-7695-1790-0

	ASCII Text	x
	Ilia Oussorov, Wolfgang Raab, Ulrich Hachmann, Alex Kravtsov, "Integration of Instruction Set Simulators into SystemC High Level Models," Digital Systems Design, Euromicro Symposium on, pp. 126, Euromicro Symposium on Digital System Design (DSD'02), 2002.

	BibTex	x
	@article{ 10.1109/DSD.2002.1115360, author = {Ilia Oussorov and Wolfgang Raab and Ulrich Hachmann and Alex Kravtsov}, title = {Integration of Instruction Set Simulators into SystemC High Level Models}, journal ={Digital Systems Design, Euromicro Symposium on}, volume = {0}, year = {2002}, isbn = {0-7695-1790-0}, pages = {126}, doi = {http://doi.ieeecomputersociety.org/10.1109/DSD.2002.1115360}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }

	RefWorks Procite/RefMan/Endnote	x
	TY - CONF JO - Digital Systems Design, Euromicro Symposium on TI - Integration of Instruction Set Simulators into SystemC High Level Models SN - 0-7695-1790-0 SP EP A1 - Ilia Oussorov, A1 - Wolfgang Raab, A1 - Ulrich Hachmann, A1 - Alex Kravtsov, PY - 2002 KW - hardware/software codesign KW - SystemC KW - high level modeling KW - gradual refinement VL - 0 JA - Digital Systems Design, Euromicro Symposium on ER -

Ilia Oussorov, Infineon Technologies AG

Wolfgang Raab, Infineon Technologies AG

Ulrich Hachmann, Infineon Technologies AG

Alex Kravtsov, Infineon Technologies AG

DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/DSD.2002.1115360

This paper discusses the integration of instruction set simulators (ISS) for processor cores into high-level system models. The approaches to providing data communication between high level modules and ISS are addressed as well as the synchronization between these parts.

Index Terms:

hardware/software codesign, SystemC, high level modeling, gradual refinement

Citation:

Ilia Oussorov, Wolfgang Raab, Ulrich Hachmann, Alex Kravtsov, "Integration of Instruction Set Simulators into SystemC High Level Models," dsd, pp.126, Euromicro Symposium on Digital System Design (DSD'02), 2002

Peer Review Notice | Give Us Feedback

Usage of this product signifies your acceptance of the Terms of Use.