loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Euromicro Symposium on Digital Systems Design (DSD'01)
Level Assignment for Displaying Combinational Logic
Warsaw, Poland
September 04-September 06
ISBN: 0-7695-1239-9
Rolf Drechsler, Siemens AG Concept Engineering GmbH
Wolfgang Günther, Siemens AG Concept Engineering GmbH
Lothar Linhard, Siemens AG Concept Engineering GmbH
Gerhard Angst, Siemens AG Concept Engineering GmbH
Abstract: Netlist viewers in VLSI CAD usually display gate-level circuits in a column-oriented style for easy readability. Each gate has to be assigned to one column, called a "level" in the following. In this paper we present a level assignment algorithm that finds application in displaying large netlists. The algorithm has polynomial worst case behavior and in contrast to standard Depth First Search (DFS) methods computes well balanced graphs resulting in improved graphics. A large set of experiments is given to point out the differences between DFS and the new interval algorithm.
Citation:
Rolf Drechsler, Wolfgang Günther, Lothar Linhard, Gerhard Angst, "Level Assignment for Displaying Combinational Logic," dsd, pp.0148, Euromicro Symposium on Digital Systems Design (DSD'01), 2001
Usage of this product signifies your acceptance of the Terms of Use.