loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
20th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT'05)
A Software-Based Concurrent Error Detection Technique for PowerPC Processor-based Embedded Systems
Monterey, California
October 03-October 05
ISBN: 0-7695-2464-8
Mahdi Fazeli, Sharif University of Technology
Reza Farivar, Sharif University of Technology
Seyed Ghassem Miremadi, Sharif University of Technology

This paper presents a behavior-based error detection technique called Control Flow Checking using Branch Trace Exceptions for PowerPC processors family (CFCBTE). This technique is based on the branch trace exception feature available in the PowerPC processors family for debugging purposes. This technique traces the target addresses of program branches at run-time and compares them with reference target addresses to detect possible violations caused by transient faults. The reference target addresses are derived by a preprocessor from the source program. The proposed technique is experimentally evaluated on a 32-bit PowerPC microcontroller using software implemented fault injection (SWIFI). The results show that this technique detects about 91% of the injected control flow errors. The memory overhead is 39.16% on average, and the performance overhead varies between 110% and 304% depending on the workload used. This technique does not modify the program source code.

Citation:
Mahdi Fazeli, Reza Farivar, Seyed Ghassem Miremadi, "A Software-Based Concurrent Error Detection Technique for PowerPC Processor-based Embedded Systems," dft, pp.266-274, 20th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT'05), 2005
Usage of this product signifies your acceptance of the Terms of Use.