loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
18th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT'03)
Clock Calibration Faults and their Impact on Quality of High Performance Microprocessors
Boston, Massachusetts
November 03-November 05
ISBN: 0-7695-2042-1
ASCII Text
x 
 
C. Metra, T.M. Mak, D. Rossi, "Clock Calibration Faults and their Impact on Quality of High Performance Microprocessors," Defect and Fault-Tolerance in VLSI Systems, IEEE International Symposium on, pp. 63, 18th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT'03), 2003.
 
 
BibTex
x
 
@article{ 10.1109/DFTVS.2003.1250096,
author = {C. Metra and T.M. Mak and D. Rossi},
title = {Clock Calibration Faults and their Impact on Quality of High Performance Microprocessors},
journal ={Defect and Fault-Tolerance in VLSI Systems, IEEE International Symposium on},
volume = {0},
year = {2003},
issn = {1063-6722},
pages = {63},
doi = {http://doi.ieeecomputersociety.org/10.1109/DFTVS.2003.1250096},
publisher = {IEEE Computer Society},
address = {Los Alamitos, CA, USA},
}
 
 
RefWorks Procite/RefMan/Endnote
x 
 
TY - CONF
JO - Defect and Fault-Tolerance in VLSI Systems, IEEE International Symposium on
TI - Clock Calibration Faults and their Impact on Quality of High Performance Microprocessors
SN - 1063-6722
SP
EP
A1 - C. Metra,
A1 - T.M. Mak,
A1 - D. Rossi,
PY - 2003
KW - null
VL - 0
JA - Defect and Fault-Tolerance in VLSI Systems, IEEE International Symposium on
ER -
 
C. Metra, University of Bologna
T.M. Mak, Intel Corporation
D. Rossi, University of Bologna
In this paper we analyze the fault effects of some clock calibration features which are common to today?s high performance microprocessors. We will show that induced faults with such schemes may give rise to effects that are not detectable by common manufacturing testing (e.g., scan based). However, these faults could seriously impact the microprocessor correct operation, and result in a decrease of product quality. Similar considerations may apply to different microprocessor calibration features. Considering that there is a wide range of process variations on die, as well as across the process, and that Very Deep Sub-Micron circuits tend to provide higher levels of performance to the circuits, the use of such on-die calibration features will increase in all segments of design. Proper strategies to test these features cannot be ignored.
Citation:
C. Metra, T.M. Mak, D. Rossi, "Clock Calibration Faults and their Impact on Quality of High Performance Microprocessors," dft, pp.63, 18th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT'03), 2003
Usage of this product signifies your acceptance of the Terms of Use.