loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
4th IEEE International Symposium on Electronic Design, Test and Applications (delta 2008)
A Design of the Frequency Synthesizer for UWB Application in 0.13 ?m RF CMOS Process
January 23-January 25
ISBN: 978-0-7695-3110-6
This paper describes a 3 to 5GHz frequency synthesizer for MB-OFDM (multi-band OFDM) UWB (Ultra-Wideband) application using 0.13 ?m CMOS process. The frequency synthesizer operates in the band group 1 whose center frequencies are 3432 MHz, 3960 MHz, and 4488 MHz. To cover the overall frequencies of group 1, an efficient frequency planning minimizing a number of blocks and the power consumption are proposed. And, a high-frequency VCO and prescaler architecture are also presented in this paper.
Index Terms:
Frequency Synthesizer, phase-locked loop (PLL), single-sideband (SSB) mixer, UWB
Citation:
JinKyung Kim, Sung-Kyu Jung, Ji-Hoon Jung, Sang-Kyung Sung, Kang-Yoon Lee, Chul Nam, Bong-Hyuk Park, Sang-sung Choi, "A Design of the Frequency Synthesizer for UWB Application in 0.13 ?m RF CMOS Process," delta, pp.441-445, 4th IEEE International Symposium on Electronic Design, Test and Applications (delta 2008), 2008
Usage of this product signifies your acceptance of the Terms of Use.