A Flexible Embedded SRAM Compiler

	This Article
	Subscribers, please Login Purchase article: $19 PDF IEEE Xplore Subscribers RSS feed
	Share
	Email this Article to a friend
	Bibliographic References
	ASCII Text BibTex RefWorks Procite/RefMan
	Add to:
	Digg Furl Spurl Blink Simpy Google Del.icio.us Y!MyWeb
	Search
	Similar Articles Articles by Yong Liu Articles by Zhiqiang Gao Articles by Xiangqing He

The First IEEE International Workshop on Electronic Design, Test and Applications (DELTA '02)

Christchurch, New Zealand

January 29-January 31

ISBN: 0-7695-1453-7

	ASCII Text	x
	Yong Liu, Zhiqiang Gao, Xiangqing He, "A Flexible Embedded SRAM Compiler," Electronic Design, Test and Applications, IEEE International Workshop on, pp. 474, The First IEEE International Workshop on Electronic Design, Test and Applications (DELTA '02), 2002.

	BibTex	x
	@article{ 10.1109/DELTA.2002.994676, author = {Yong Liu and Zhiqiang Gao and Xiangqing He}, title = {A Flexible Embedded SRAM Compiler}, journal ={Electronic Design, Test and Applications, IEEE International Workshop on}, volume = {0}, year = {2002}, isbn = {0-7695-1453-7}, pages = {474}, doi = {http://doi.ieeecomputersociety.org/10.1109/DELTA.2002.994676}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }

	RefWorks Procite/RefMan/Endnote	x
	TY - CONF JO - Electronic Design, Test and Applications, IEEE International Workshop on TI - A Flexible Embedded SRAM Compiler SN - 0-7695-1453-7 SP EP A1 - Yong Liu, A1 - Zhiqiang Gao, A1 - Xiangqing He, PY - 2002 VL - 0 JA - Electronic Design, Test and Applications, IEEE International Workshop on ER -

Yong Liu, Tsinghua University

Zhiqiang Gao, Tsinghua University

Xiangqing He, Tsinghua University

DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/DELTA.2002.994676

SRAM Compiler uses predefined building blocks or leaf cells and connectivity information to compile SRAMs of user-specified size. In this paper, a high-speed embedded SRAM Compiler is described. It is based on TSMC's 0.5 ?m CMOS process. It can compile both single-port and dual-port SRAMs. SRAM is a completely synchronous architecture with a maximal capacity 16k* 64=1Mb bits. The compiler generates the layout, behavioral level models, schematic symbols, and a layout abstraction to place and route. The program in Skill language can automatically complete the creation of all the models in different levels. The SRAM Compiler has a friendly user interface. Users can specify the necessary parameters and then get all the results. The SRAM Compiler can be easily integrated into Cadence and other CAD frameworks.

Citation:

Yong Liu, Zhiqiang Gao, Xiangqing He, "A Flexible Embedded SRAM Compiler," delta, pp.474, The First IEEE International Workshop on Electronic Design, Test and Applications (DELTA '02), 2002

Peer Review Notice | Give Us Feedback

Usage of this product signifies your acceptance of the Terms of Use.