A New System Design Methodology for Wire Pipelined SoC

D
DATE
2005
Design, Automation and Test in Europe (DATE'05) Volume 2
Abstract - A New System Design Methodology for Wire Pipelined SoC

	This Article
	PDF RSS feed
	Share
	Email this Article to a friend
	Bibliographic References
	ASCII Text BibTex RefWorks Procite/RefMan
	Add to:
	Digg Furl Spurl Blink Simpy Google Del.icio.us Y!MyWeb
	Search
	Similar Articles Articles by Mario R. Casu Articles by Luca Macchiarulo

Design, Automation and Test in Europe (DATE'05) Volume 2

A New System Design Methodology for Wire Pipelined SoC (PDF)

Munich, Germany

March 07-March 11

ISBN: 0-7695-2288-2

	ASCII Text	x
	Mario R. Casu, Luca Macchiarulo, "A New System Design Methodology for Wire Pipelined SoC," Design, Automation and Test in Europe Conference and Exhibition, vol. 2, pp. 944-945, Design, Automation and Test in Europe (DATE'05) Volume 2, 2005.

	BibTex	x
	@article{ 10.1109/DATE.2005.25, author = {Mario R. Casu and Luca Macchiarulo}, title = {A New System Design Methodology for Wire Pipelined SoC}, journal ={Design, Automation and Test in Europe Conference and Exhibition}, volume = {2}, year = {2005}, issn = {1530-1591}, pages = {944-945}, doi = {http://doi.ieeecomputersociety.org/10.1109/DATE.2005.25}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }

	RefWorks Procite/RefMan/Endnote	x
	TY - CONF JO - Design, Automation and Test in Europe Conference and Exhibition TI - A New System Design Methodology for Wire Pipelined SoC SN - 1530-1591 SP944 EP945 A1 - Mario R. Casu, A1 - Luca Macchiarulo, PY - 2005 KW - null VL - 2 JA - Design, Automation and Test in Europe Conference and Exhibition ER -

Mario R. Casu, Politecnico di Torino, Italy

Luca Macchiarulo, University of Hawaii, HI

DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/DATE.2005.25

Wire Pipelining (WP) has been proposed in order to limit the impact of increasing wire delays. In general, the added pipeline elements alters the system such that architectural changes are needed to preserve functionality. We illustrate a proposal that, while allowing the use of IP blocks without modification, takes advantage of a minimal knowledge of the IP's communication profile to dramatically increase the performances. We showed the formal equivalence between WP and original system and proved the higher performance achievable through a relevant case study.

Citation:

Mario R. Casu, Luca Macchiarulo, "A New System Design Methodology for Wire Pipelined SoC," date, vol. 2, pp.944-945, Design, Automation and Test in Europe (DATE'05) Volume 2, 2005

Peer Review Notice | Give Us Feedback

Usage of this product signifies your acceptance of the Terms of Use.