loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Design, Automation and Test in Europe (DATE'05) Volume 1
Exploring NoC Mapping Strategies: An Energy and Timing Aware Technique
Munich, Germany
March 07-March 11
ISBN: 0-7695-2288-2
C?sar Marcon, PPGC - II - UFRGS, Brazil
Ney Calazans, PPGCC - FACIN - PUCRS, Brazil
Fernando Moraes, PPGCC - FACIN - PUCRS, Brazil
Altamiro Susin, PPGC - II - UFRGS, Brazil
Igor Reis, PPGCC - FACIN - PUCRS, Brazil
Fabiano Hessel, PPGCC - FACIN - PUCRS, Brazil
Complex applications implemented as Systems on Chip (SoCs) demand extensive use of system level modeling and validation. Their implementation gathers a large number of complex IP cores and advanced interconnection schemes, such as hierarchical bus architectures or networks on chip (NoCs). Modeling applications involves capturing its computation and communication characteristics. Previously proposed communication weighted models (CWM) consider only the application communication aspects. This work proposes a communication dependence and computation model (CDCM) that can simultaneously consider both aspects of an application. It presents a solution to the problem of mapping applications on regular NoCs while considering execution time and energy consumption. The use of CDCM is shown to provide estimated average reductions of 40% in execution time, and 20% in energy consumption, for current technologies.
Citation:
C?sar Marcon, Ney Calazans, Fernando Moraes, Altamiro Susin, Igor Reis, Fabiano Hessel, "Exploring NoC Mapping Strategies: An Energy and Timing Aware Technique," date, vol. 1, pp.502-507, Design, Automation and Test in Europe (DATE'05) Volume 1, 2005
Usage of this product signifies your acceptance of the Terms of Use.