CAS-BUS: A Scalable and Reconfigurable Test Access Mechanism for Systems on a Chip

D
DATE
2000
Design, Automation and Test in Europe (DATE '00)
Abstract - CAS-BUS: A Scalable and Reconfigurable Test Access Mechanism for Systems on a Chip

	This Article
	Subscribers, please Login Purchase article: $19 PDF IEEE Xplore Subscribers RSS feed
	Share
	Email this Article to a friend
	Bibliographic References
	ASCII Text BibTex RefWorks Procite/RefMan
	Add to:
	Digg Furl Spurl Blink Simpy Google Del.icio.us Y!MyWeb
	Search
	Similar Articles Articles by Mounir Benabdenebi Articles by Walid Maroufi Articles by Meryem Marzouki

Design, Automation and Test in Europe (DATE '00)

Paris, France

March 27-March 30

ISBN: 0-7695-0537-6

	ASCII Text	x
	Mounir Benabdenebi, Walid Maroufi, Meryem Marzouki, "CAS-BUS: A Scalable and Reconfigurable Test Access Mechanism for Systems on a Chip," Design, Automation and Test in Europe Conference and Exhibition, pp. 141, Design, Automation and Test in Europe (DATE '00), 2000.

	BibTex	x
	@article{ 10.1109/DATE.2000.840030, author = {Mounir Benabdenebi and Walid Maroufi and Meryem Marzouki}, title = {CAS-BUS: A Scalable and Reconfigurable Test Access Mechanism for Systems on a Chip}, journal ={Design, Automation and Test in Europe Conference and Exhibition}, volume = {0}, year = {2000}, issn = {1530-1591}, pages = {141}, doi = {http://doi.ieeecomputersociety.org/10.1109/DATE.2000.840030}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }

	RefWorks Procite/RefMan/Endnote	x
	TY - CONF JO - Design, Automation and Test in Europe Conference and Exhibition TI - CAS-BUS: A Scalable and Reconfigurable Test Access Mechanism for Systems on a Chip SN - 1530-1591 SP EP A1 - Mounir Benabdenebi, A1 - Walid Maroufi, A1 - Meryem Marzouki, PY - 2000 VL - 0 JA - Design, Automation and Test in Europe Conference and Exhibition ER -

Mounir Benabdenebi, LIP6 Laboratory

Walid Maroufi, LIP6 Laboratory

Meryem Marzouki, LIP6 Laboratory

DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/DATE.2000.840030

This paper describes CAS-BUS, a P1500 compatible Test Access Mechanism for Systems on a Chip. The TAM architecture is made up of a Core Access Switch (CAS) and a test bus. The TAM characteristics are its flexibility, scalability and reconfigurability. A CAS generator has been developed, and some results are provided in the paper.

Citation:

Mounir Benabdenebi, Walid Maroufi, Meryem Marzouki, "CAS-BUS: A Scalable and Reconfigurable Test Access Mechanism for Systems on a Chip," date, pp.141, Design, Automation and Test in Europe (DATE '00), 2000

Peer Review Notice | Give Us Feedback

Usage of this product signifies your acceptance of the Terms of Use.