Sixth IEEE International Conference on Computer and Information Technology (CIT'06)
H.264 Implementation with Embedded Reconfigurable Architecture
Seoul, Korea
September 20-September 22
ISBN: 0-7695-2687-X
DOI Bookmark:
http://doi.ieeecomputersociety.org/10.1109/CIT.2006.96
Because dedicated hardware implementation for sophisticated video processing algorithms, especially for H.264, are costly and inflexible, Samsung wants to establish a computing intensive processing platforms for Home/Mobile solution, capable of adapting to a range of specific applications and standards through reconfigurability. For this study, we experiment the PACT XPP for the reconfigurable architecture implementation. The XPP enables a software-based acceleration of streaming data-intensive tasks. By incorporating an array of processing elements with runtime reconfigurability capabilities, a software based, parallelize processing of critical data-intensive streaming tasks is achieved.
Index Terms:
H.264, Configurability, Reconfigurable Array, Parallelized Processing
Citation:
Woo Hyong Lee, Jung Han Kim, "H.264 Implementation with Embedded Reconfigurable Architecture," cit, pp.247, Sixth IEEE International Conference on Computer and Information Technology (CIT'06), 2006
Usage of this product signifies your acceptance of the
Terms of Use.
|
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||