loading...
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Sixth IEEE International Conference on Computer and Information Technology (CIT'06)
Two New Space-Time Triple Modular Redundancy Techniques for Improving Fault Tolerance of Computer Systems
Seoul, Korea
September 20-September 22
ISBN: 0-7695-2687-X
ASCII Text
x 
 
Wei Chen, Rui Gong, Kui Dai, Fang Liu, Zhiying Wang, "Two New Space-Time Triple Modular Redundancy Techniques for Improving Fault Tolerance of Computer Systems," Computer and Information Technology, International Conference on, pp. 175, Sixth IEEE International Conference on Computer and Information Technology (CIT'06), 2006.
 
 
BibTex
x
 
@article{ 10.1109/CIT.2006.189,
author = {Wei Chen and Rui Gong and Kui Dai and Fang Liu and Zhiying Wang},
title = {Two New Space-Time Triple Modular Redundancy Techniques for Improving Fault Tolerance of Computer Systems},
journal ={Computer and Information Technology, International Conference on},
volume = {0},
year = {2006},
isbn = {0-7695-2687-X},
pages = {175},
doi = {http://doi.ieeecomputersociety.org/10.1109/CIT.2006.189},
publisher = {IEEE Computer Society},
address = {Los Alamitos, CA, USA},
}
 
 
RefWorks Procite/RefMan/Endnote
x 
 
TY - CONF
JO - Computer and Information Technology, International Conference on
TI - Two New Space-Time Triple Modular Redundancy Techniques for Improving Fault Tolerance of Computer Systems
SN - 0-7695-2687-X
SP
EP
A1 - Wei Chen,
A1 - Rui Gong,
A1 - Kui Dai,
A1 - Fang Liu,
A1 - Zhiying Wang,
PY - 2006
KW - null
VL - 0
JA - Computer and Information Technology, International Conference on
ER -
 
Wei Chen, National University of Defense Technology, China
Rui Gong, National University of Defense Technology, China
Kui Dai, National University of Defense Technology, China
Fang Liu, National University of Defense Technology, China
Zhiying Wang, National University of Defense Technology, China
Triple Modular Redundancy (TMR) is widely used to improve fault tolerance of computer systems against transient faults. Conventional TMR is effective in protecting sequential circuits but can?t mask transient faults in combinational circuits. New redundancy techniques called Space-Time TMR (ST-TMR) and Enhanced ST-TMR (EST-TMR) with double edge triggered registers are presented in this paper, which improve fault tolerance of both combinational circuits and sequential circuits. ST-TMR is effective in protecting throughput circuit while EST-TMR is effective in protecting state-machine circuit. This paper demonstrates the usefulness of ST-TMR and EST-TMR in two special case studies. The overhead and fault tolerance of ST-TMR and EST-TMR are compared with that of the conventional TMR. Results show that ST-TMR and EST-TMR are more effective.
Citation:
Wei Chen, Rui Gong, Kui Dai, Fang Liu, Zhiying Wang, "Two New Space-Time Triple Modular Redundancy Techniques for Improving Fault Tolerance of Computer Systems," cit, pp.175, Sixth IEEE International Conference on Computer and Information Technology (CIT'06), 2006
Usage of this product signifies your acceptance of the Terms of Use.